

In the claims:

- 1 1. (currently amended) A method for processing a plurality of independent multi-packet threads
2 comprising: retrieving a first Internet Protocol (IP) packet from a first multi-IP packet thread;
3 retrieving a second IP packet from a second multi-IP packet thread; processing the first IP packet
4 in a first stage of a processing pipeline; and forwarding the first IP packet to a next stage of the
5 processing while forwarding the second IP packet to the first stage of the processing pipeline
6 such that the first and the second IP packets can be processed simultaneously in the processing
7 pipeline, and wherein the independence of the multi-IP packet threads eliminates IP packet
8 processing delays.
- 1 2. (currently amended) The method for processing the plurality of independent multi-Internet
2 Protocol (IP) packet threads according to claim 1, further comprising: transferring an IP packet
3 from an input buffer to a packet task manager; dispatching the IP packet from the packet task
4 manager to an analysis machine; classifying the IP packet in the analysis machine; and modifying
5 and forwarding the IP packet in a packet manipulator.
- 1 3. (currently amended) The method for processing the plurality of independent multi-IP packet
2 threads according to claim 1, further comprising transferring the IP packet after modifying and
3 forwarding to an output buffer.
- 1 4. (Cancelled)
- 1 5. (currently amended) An apparatus for processing a plurality of independent multi-Internet
2 Protocol (IP) packet threads, said apparatus comprising: a processing pipeline including a
3 plurality of stages coupled to receive and process the plurality of independent multi-IP packet
4 threads such that, during a processing period, each of the plurality of stages of the processing
5 pipeline is operating on a different one of the t multi-IP packet threads from the plurality of
6 multi-IP packet threads, and wherein the independence of the multi-IP packet threads eliminates
7 pipeline processing delays.

- 1 6. (original) The apparatus according to claim 5, further comprising; an analysis machine having
2 multiple pipelines, wherein one pipeline is dedicated to directly manipulating individual data bits
3 of a bit field; a packet task manager operationally connected to said analysis machine; and, a
4 packet manipulator operationally connected to said analysis machine.
- 1 7. (original) The apparatus according to claim 6, wherein said analysis machine is multi-threaded.
- 1 8. (original) The apparatus according to claim 6, wherein said analysis machine has 32 threads.
- 1 9. (original) The apparatus according to claim 6, further comprising: a packet task manager
2 operationally connected to said analysis machine; a packet manipulator operationally connected
3 to said analysis machine; and a global access bus including a master request bus and a slave
4 request bus separated from each other and pipelined.
- 1 10. (original) The apparatus according to claim 6, further comprising: an external memory engine
2 operationally connected to said analysis machine; and a hash engine operationally connected to
3 said analysis machine.
- 1 11. (previously presented) The apparatus according to claim 9, further comprising: packet input
2 global access bus program code , stored in a computer readable memory and operable when
3 executed to control a flow of data packet information from a flexible input data buffer to the
4 analysis machine.
- 1 12. (previously presented) The apparatus according to claim 9, further comprising: packet data
2 global access bus program code, stored in a computer readable memory and operable when
3 executed to control a flow of packet data between a flexible data input bus and the packet
4 manipulator.

- 1 13. (previously presented) The apparatus according to claim 9, further comprising: statistics data
2 global access bus software code used for connection of the analysis machine to the packet
3 manipulator.
- 1 14. (previously presented) The apparatus according to claim 9, further comprising: private data
2 global access bus software code used for connection of the analysis machine to an internal
3 memory engine submodule.
- 1 15. (previously presented) The apparatus according to claim 9, further comprising: lookup global
2 access bus software code used for connection of the analysis machine to an internal memory
3 engine submodule.
- 1 16. (original) The apparatus according to claim 9, further comprising: results global access bus
2 software code used for providing flexible access to an external memory.
- 1 17. (currently amended) The apparatus according to claim 5, wherein associated with each multi-
2 IP packet thread is a thread identifier (TID) identifying a subset registers allocated to the
3 corresponding independent multi-IP packet thread, the subset of registers selected from among a
4 set of registers, and wherein the subsets associated with each one of the plurality of independent
5 multi-IP packet threads are unique.
- 1 18. (original) The apparatus according to claim 9, further comprising: a bi-directional access port
2 operationally connected to said analysis machine; an input buffer operationally connected to said
3 analysis machine; and an output buffer operationally connected to said analysis machine.